Image: Inverting full adder CMOS 24T
Size of this PNG preview of this SVG file: 550 × 390 pixels. Other resolution: 320 × 227 pixels.
Original image (SVG file, nominally 550 × 390 pixels, file size: 26 KB)
Description: This full adder takes advantage of the fact that the results of a full adder are inverted when all inputs are inverted. This allows to save an inverter for carry propagation, a trick that has been utilized in the 6502, for example.
Title: Inverting full adder CMOS 24T
Credit: Own work
Author: Trex4321
Usage Terms: Creative Commons Attribution-Share Alike 4.0
License: CC BY-SA 4.0
License Link: https://creativecommons.org/licenses/by-sa/4.0
Attribution Required?: Yes
Image usage
The following page links to this image:
All content from Kiddle encyclopedia articles (including the article images and facts) can be freely used under Attribution-ShareAlike license, unless stated otherwise.
